Skip to main content
(Archived Site)
Cyber Resilience Research Group
Cyber Resilience Research Group
Main navigation
Home
People
All Profiles
Principal Investigators
Research Scientists
Postdoctoral Fellows
Students
Team
Events
All Events
Events Calendar
News
Opportunities
All Opportunities
Internship
Opportunities
FFT
An Ultra-Area-Efficient 1024-Point In-Memory FFT Processor
1 min read ·
Fri, Apr 26 2019
News
FFT
Circuits
Hasan E. Yantir, et al., "An Ultra-Area-Efficient 1024-Point In-Memory FFT Processor", Micromachines, 10 (8), 2019, 509. Current computation architectures rely on more processor-centric design principles. On the other hand, the inevitable increase in the amount of data that applications need forces researchers to design novel processor architectures that are more data-centric. By following this principle, this study proposes an area-efficient Fast Fourier Transform (FFT) processor through in-memory computing. The proposed architecture occupies the smallest footprint of around 0.1 mm2 inside